Generally, each time a bus bridge sees a transaction on 1 bus that need to be forwarded to the opposite, the initial transaction will have to wait around until finally the forwarded transaction completes prior to a result's ready. One particular notable exception takes place in the case of memory https://nathanlabsadvisory.com/nerc-cip-compliance/